Wired && Coded;
Menu Close
  • Blog Posts
  • Projects
    • 2023+ X65 – 8/16-bit computer
    • 2019 DIY Vacuum Tube Watch EVERGLOW V2.1
    • 2019 DIY Analog Curve Tracer
    • 2014 DIY PIP-Watch
    • 2010 DIY Talking Clock
    • 2013 SMECY (at UTIA)
    • 2012 ADVANCE (at HWU)
    • 2011 Apple-CORE (at UTIA)
  • About the Author

Month: August 2018

1

PN7120 won’t not respond on the I2C bus unless CORE_RESET_CMD is sent in <1sec after power-up

Posted on August 3, 2018 by Jarda

NXP’s PN7120 is NFC controller for contactless communication at 13.56MHz. It interfaces with the host CPU via the I2C bus. The I2C slave address of  PN7120 is 0b010100Lx, where L is a configurable LSB of the address (by pin B2,… Continue Reading →

Uncategorized

Recent Posts

  • AGILA, and Her Test-board
  • Powering the Agilex 3 FPGA
  • Clocking the Agilex 3 FPGA
  • Keep Thinking
  • Bitstream Loading in Agilex 3 FPGA

Worth Visiting

EEVBlog
The Signal Path
EEWeb

Archives

  • February 2026
  • December 2025
  • November 2025
  • January 2025
  • November 2024
  • October 2024
  • April 2024
  • March 2024
  • February 2024
  • December 2023
  • November 2023
  • August 2023
  • May 2023
  • March 2023
  • February 2021
  • September 2020
  • October 2019
  • August 2019
  • June 2019
  • April 2019
  • August 2018
  • January 2018
  • September 2016
  • January 2016
  • November 2015
  • February 2015
  • January 2015
  • October 2014
  • September 2014
  • July 2014
  • June 2014
  • May 2014
  • April 2014
  • February 2014
  • January 2014
  • November 2013
  • May 2013
© 2026 Wired && Coded;. All rights reserved.
Hiero by aThemes