Wired && Coded;
Menu Close
  • About the Author
  • Projects
    • 2023+ X65 – 8/16-bit computer
    • 2019 DIY Vacuum Tube Watch EVERGLOW V2.1
    • 2019 DIY Analog Curve Tracer
    • 2014 DIY PIP-Watch
    • 2010 DIY Talking Clock
    • 2013 SMECY (at UTIA)
    • 2012 ADVANCE (at HWU)
    • 2011 Apple-CORE (at UTIA)
  • Blog Posts

Month: May 2013

Hardware/Software Co-Simulation (PORTAL)

Posted on May 25, 2013 by Jarda

I devised PORTAL as a means for validating our hardware accelerator cores (ASVP in SMECY) in a co-simulated environment together with control software. The basic structure of PORTAL is shown below: PORTAL is a a communication library that connects a… Continue Reading →

Uncategorized
0

MASSTEST: Automated validation/verification testing

Posted on May 22, 2013 by Jarda

In 2009 I joined UTIA and started working on the Apple-CORE project. The project was already in its second year, hence there had been already plenty of implementation work done. My first assignment was to prepare a test suite of simple… Continue Reading →

Uncategorized

Recent Posts

  • AXC3000: Agilex FPGA Starter Kit
  • Beware of Non-Legit Indiegogo Campaigns
  • New x65 Debugger in the textual Framework
  • Enclosure for X65
  • Dreamtracker’s Rabbit Hole

Worth Visiting

EEVBlog
The Signal Path
EEWeb

Archives

  • November 2025
  • January 2025
  • November 2024
  • October 2024
  • April 2024
  • March 2024
  • February 2024
  • December 2023
  • November 2023
  • August 2023
  • May 2023
  • March 2023
  • February 2021
  • September 2020
  • October 2019
  • August 2019
  • June 2019
  • April 2019
  • August 2018
  • January 2018
  • September 2016
  • January 2016
  • November 2015
  • February 2015
  • January 2015
  • October 2014
  • September 2014
  • July 2014
  • June 2014
  • May 2014
  • April 2014
  • February 2014
  • January 2014
  • November 2013
  • May 2013
© 2025 Wired && Coded;. All rights reserved.
Hiero by aThemes