<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>Pages on Wired &amp;&amp; Coded;</title>
    <link>http://localhost:1313/pages/</link>
    <description>Recent content in Pages on Wired &amp;&amp; Coded;</description>
    <generator>Hugo</generator>
    <language>en</language>
    <lastBuildDate>Sat, 05 Aug 2023 00:00:00 +0000</lastBuildDate>
    <atom:link href="http://localhost:1313/pages/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>X65 - 8/16-bit computer</title>
      <link>http://localhost:1313/pages/2023/2023-08-05-x65-8-16-bit-computer/</link>
      <pubDate>Sat, 05 Aug 2023 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/pages/2023/2023-08-05-x65-8-16-bit-computer/</guid>
      <description>&lt;p&gt;&lt;strong&gt;X65&lt;/strong&gt; is a retro/modern 16-bit computer that I designed inspired by the architecture of Commander X16 (CX16). It is based on the legendary 6502 / 65816 processors, which, incredibly, are still in production in 2023 and beyond.&lt;/p&gt;&#xA;&lt;p&gt;&lt;strong&gt;X65&lt;/strong&gt; is an open-source - you can find all schematic and sources in my GIT repository:&lt;br&gt;&#xA;&lt;a href=&#34;https://github.com/jsyk/x65&#34;&gt;https://github.com/jsyk/x65&lt;/a&gt;&lt;/p&gt;&#xA;&lt;p&gt;Mechanical design files (enclosures) are available in a seperate GIT repository:&lt;/p&gt;&#xA;&lt;p&gt;&lt;a href=&#34;https://github.com/jsyk/x65-mech&#34;&gt;https://github.com/jsyk/x65-mech&lt;/a&gt;&lt;/p&gt;&#xA;&lt;p&gt;Blog related blog posts on this site are available under the ling: &lt;a href=&#34;https://www.jsykora.info/category/x65/&#34;&gt;Category=X65&lt;/a&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>The Vacuum-Tube Watch</title>
      <link>http://localhost:1313/pages/2019/2019-10-29-vfdwatch/</link>
      <pubDate>Tue, 29 Oct 2019 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/pages/2019/2019-10-29-vfdwatch/</guid>
      <description>&lt;p&gt;Go see my &lt;a href=&#34;http://localhost:1313/vfd-watch-v2-1/&#34;&gt;Vacuum Tube watch &amp;ldquo;EVERGLOW&amp;rdquo; V2.1&lt;/a&gt;&lt;/p&gt;&#xA;&lt;p&gt;&lt;img src=&#34;images/20191021_203609sm-1024x576.jpg&#34; alt=&#34;&#34;&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Vacuum Tube Watch &#34;EVERGLOW&#34; v2.1</title>
      <link>http://localhost:1313/pages/2019/2019-10-19-vfd-watch-v2-1/</link>
      <pubDate>Sat, 19 Oct 2019 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/pages/2019/2019-10-19-vfd-watch-v2-1/</guid>
      <description>&lt;p&gt;The &amp;ldquo;&lt;em&gt;EVERGLOW&lt;/em&gt;&amp;rdquo; &lt;em&gt;Watch&lt;/em&gt; is a &lt;a href=&#34;https://en.wikipedia.org/wiki/Vacuum_fluorescent_display&#34;&gt;vacuum tube&lt;/a&gt; clock put on the wrist:&lt;/p&gt;&#xA;&lt;p&gt;&lt;img src=&#34;images/01-1024x586.jpg&#34; alt=&#34;&#34;&gt;&lt;/p&gt;&#xA;&lt;p&gt;&lt;img src=&#34;images/02-1024x768.jpg&#34; alt=&#34;&#34;&gt;&lt;/p&gt;&#xA;&lt;p&gt;&lt;strong&gt;Features:&lt;/strong&gt;&lt;/p&gt;&#xA;&lt;ul&gt;&#xA;&lt;li&gt;Soviet VFD tube &lt;a href=&#34;http://loststeak.com/ivl2-75-vfd-datasheets/&#34;&gt;IVL2-7/5&lt;/a&gt;&lt;/li&gt;&#xA;&lt;li&gt;Time (24h), Date, (dd-mm-yyyy), day of week (Mo-Tu-We-etc).&lt;/li&gt;&#xA;&lt;li&gt;Alarm clock (7-day) with a beeper.&lt;/li&gt;&#xA;&lt;li&gt;Stop-watch (00:00 =&amp;gt; 9:59:59)&lt;/li&gt;&#xA;&lt;li&gt;Count-down clock (99:59 =&amp;gt; 00:00)&lt;/li&gt;&#xA;&lt;li&gt;50mAh LiPo accumulator (lasts 1-2 weeks), charging over a Micro-USB -port.&lt;/li&gt;&#xA;&lt;li&gt;Two buttons for activation and settings.&lt;/li&gt;&#xA;&lt;li&gt;Dimensions 70 x 41.5 x 11mm&lt;/li&gt;&#xA;&lt;li&gt;Open hardware, open source.&lt;/li&gt;&#xA;&lt;li&gt;// &lt;strong&gt;DESIGNED IN CZECHIA&lt;/strong&gt; //&lt;/li&gt;&#xA;&lt;li&gt;// &lt;strong&gt;HACKABLE SOFTWARE INSIDE&lt;/strong&gt; //&lt;/li&gt;&#xA;&lt;/ul&gt;&#xA;&lt;p&gt;&lt;strong&gt;Photo Galery&lt;/strong&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Analog Curve Tracer</title>
      <link>http://localhost:1313/pages/2019/2019-04-23-analog-curve-tracer/</link>
      <pubDate>Tue, 23 Apr 2019 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/pages/2019/2019-04-23-analog-curve-tracer/</guid>
      <description>&lt;p&gt;A signature curve tracer is a simple yet useful device in any electronics lab. It shows in picture form the V/A characteristic of a two-terminal device under test (DUT), such as a resistor, a capacitor, a diode or any PN junction. It could also be used to characterise a transistor or an optocoupler, if additional drive circuit for the third terminal is used. Another use is in locating circuit faults: as the probe terminal of the Curve Tracer is brought to every pin of an IC mounted on the probed but unpowered PCB, a faulty IC pin will typically exhibit much different VA characteristic than the other pins (because some structures on that pin a burned out inside the IC).&lt;/p&gt;</description>
    </item>
    <item>
      <title>PIP-Watch</title>
      <link>http://localhost:1313/pages/2014/2014-05-17-pip-watch/</link>
      <pubDate>Sat, 17 May 2014 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/pages/2014/2014-05-17-pip-watch/</guid>
      <description>&lt;p&gt;&lt;strong&gt;PIP-Watch (Personal Information Panel)&lt;/strong&gt; is an open-source smart watch with an ePaper display, a bluetooth modem and a Li-Ion accumulator.&lt;/p&gt;&#xA;&lt;p&gt;&lt;a href=&#34;http://www.jsykora.info/wp-content/uploads/2014/05/pipwatch-zero-angleshot.jpg&#34;&gt;&lt;img src=&#34;images/pipwatch-zero-angleshot.jpg&#34; alt=&#34;pipwatch-zero-angleshot&#34;&gt;&lt;/a&gt;&lt;a href=&#34;http://www.jsykora.info/wp-content/uploads/2014/05/pipwatch-zero-enface.jpg&#34;&gt;&lt;img src=&#34;images/pipwatch-zero-enface.jpg&#34; alt=&#34;pipwatch-zero-enface&#34;&gt;&lt;/a&gt;&lt;a href=&#34;http://www.jsykora.info/wp-content/uploads/2014/05/pipwatch-zero-usbside.jpg&#34;&gt;&lt;img src=&#34;images/pipwatch-zero-usbside.jpg&#34; alt=&#34;pipwatch-zero-usbside&#34;&gt;&lt;/a&gt;&lt;a href=&#34;http://www.jsykora.info/wp-content/uploads/2014/05/pipwatch-zero-resetside.jpg&#34;&gt;&lt;img src=&#34;images/pipwatch-zero-resetside.jpg&#34; alt=&#34;pipwatch-zero-resetside&#34;&gt;&lt;/a&gt;&lt;/p&gt;&#xA;&lt;p&gt;&lt;em&gt;This is a work in progress&amp;hellip; And this project &lt;strong&gt;&lt;a href=&#34;http://hackaday.io/project/1181-PIP-Watch&#34;&gt;takes part&lt;/a&gt;&lt;/strong&gt; in the &lt;a href=&#34;http://hackaday.io/prize/&#34;&gt;HACKADAY Prize&lt;/a&gt; contest!&lt;/em&gt;&lt;/p&gt;&#xA;&lt;p&gt;&lt;a href=&#34;http://hackaday.io/project/1181-PIP-Watch&#34;&gt;&lt;img src=&#34;images/hackaday_prize.jpg&#34; alt=&#34;hackaday_prize&#34;&gt;&lt;/a&gt;&lt;/p&gt;&#xA;&lt;p&gt;&lt;strong&gt;&lt;em&gt;&amp;hellip;Show&lt;/em&gt;&lt;/strong&gt; Pip-Watch uses a small ePaper/eInk electrophoretic display (EPD). Electrophoretic displays have high contrast even in sun light, and very low power consumption, making them suitable for always-on battery-powered embedded devices. Low power consumption comes from the fact that the EPD draws no power when just displaying still image; it needs energy only when redrawing the screen.&lt;/p&gt;</description>
    </item>
    <item>
      <title>Talking Clock</title>
      <link>http://localhost:1313/pages/2014/2014-04-27-talking-clock/</link>
      <pubDate>Sun, 27 Apr 2014 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/pages/2014/2014-04-27-talking-clock/</guid>
      <description>&lt;p&gt;The &lt;strong&gt;talking clock&lt;/strong&gt; can tell the current time aloud in English. Time announcement is triggered by pressing a button on a remote controller. When I awake at night I cannot recognize digits on any wall clock because I don&amp;rsquo;t have my dioptric glasses on. But I can easily find remote controller and press the trigger button just by touch, and thus learn that I don&amp;rsquo;t have to get up just yet (ideally).&lt;/p&gt;</description>
    </item>
    <item>
      <title>Asynchronous and Dynamic Virtualisation through performance ANalysis to support Concurrency Engineering (ADVANCE)</title>
      <link>http://localhost:1313/pages/2013/2013-05-08-advance/</link>
      <pubDate>Wed, 08 May 2013 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/pages/2013/2013-05-08-advance/</guid>
      <description>&lt;p&gt;&lt;a href=&#34;http://www.project-advance.eu/&#34;&gt;http://www.project-advance.eu/&lt;/a&gt;, Funded by EU FP7 My involvement: &lt;em&gt;March 2012 - August 2012&lt;/em&gt;.&lt;/p&gt;&#xA;&lt;p&gt;I worked on project ADVANCE during my 6 months stay at &lt;a href=&#34;http://www.hw.ac.uk/&#34;&gt;Heriot Watt University&lt;/a&gt; in Edinburgh. This endeavour was kindly arranged and supported by &lt;a href=&#34;http://www.macs.hw.ac.uk/staff-directory/sven-bodo-scholz.htm&#34;&gt;prof. Scholz&lt;/a&gt;.&lt;/p&gt;&#xA;&lt;p&gt;In ADVANCE the project goal was to develop general methods for optimization of parallel systems, composed of computing &lt;em&gt;boxes&lt;/em&gt; and communication streams, connected in a network. System infrastructure would observe execution in boxes, gather statistics, and construct a model of the system. Based on the model the system would automatically optimize placement of boxes on compute nodes (processor cores).&lt;/p&gt;</description>
    </item>
    <item>
      <title>Architecture Paradigms and Programming Languages for Efficient programming of multiple CORES (Apple-CORE)</title>
      <link>http://localhost:1313/pages/2013/2013-05-07-apple-core/</link>
      <pubDate>Tue, 07 May 2013 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/pages/2013/2013-05-07-apple-core/</guid>
      <description>&lt;p&gt;&lt;a href=&#34;http://www.apple-core.info/&#34;&gt;http://www.apple-core.info/&lt;/a&gt;, Funded by EU, FP7-ICT-215215. My involvement: &lt;em&gt;August 2009 - January 2011&lt;/em&gt;.&lt;/p&gt;&#xA;&lt;p&gt;When I started my Ph.D. study in 2009 the first project I worked on was &lt;a href=&#34;http://www.apple-core.info/&#34;&gt;Apple-CORE&lt;/a&gt;. Our research group in UTIA was tasked with developing an FPGA prototype of a micro-threading (~multi-threading) processor based on the specification provided by project partners. The processor that we developed is called &lt;strong&gt;UTLEON3&lt;/strong&gt;. It is based on the &lt;a href=&#34;http://www.gaisler.com/index.php/products/processors/leon3?task=view&amp;amp;id=13&#34;&gt;LEON3&lt;/a&gt; from &lt;a href=&#34;http://www.gaisler.com/&#34;&gt;Aeroflex Gaisler&lt;/a&gt;, a commercial open-source implementation of the SPARCv8 RISC architecture. UTLEON3 was &lt;a href=&#34;http://sp.utia.cz/index.php?ids=utleon3&#34;&gt;released as an open-source&lt;/a&gt; under the GPL license as a supplement to &lt;a href=&#34;http://www.springer.com/engineering/circuits+%26+systems/book/978-1-4614-2409-3&#34;&gt;our book&lt;/a&gt; about the implementation.&lt;/p&gt;</description>
    </item>
    <item>
      <title>Projects</title>
      <link>http://localhost:1313/pages/2013/2013-05-07-projects/</link>
      <pubDate>Tue, 07 May 2013 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/pages/2013/2013-05-07-projects/</guid>
      <description>&lt;p&gt;Projects, mostly home-brew:&lt;/p&gt;&#xA;&lt;ul&gt;&#xA;&lt;li&gt;&lt;a href=&#34;https://www.jsykora.info/x65-8-16-bit-computer/&#34;&gt;2023-ongoing: X65 8/16-bit computer&lt;/a&gt;&lt;/li&gt;&#xA;&lt;li&gt;&lt;a href=&#34;http://localhost:1313/vfd-watch-v2-1/&#34;&gt;2019 DIY VFD-Watch v2.1&lt;/a&gt; (finished)&lt;/li&gt;&#xA;&lt;li&gt;&lt;a href=&#34;https://www.jsykora.info/analog-curve-tracer/&#34;&gt;2019 DIY Analog Curve Tracer&lt;/a&gt; (finished)&lt;/li&gt;&#xA;&lt;li&gt;&lt;a href=&#34;http://www.jsykora.info/?page_id=328&#34; title=&#34;PIP-Watch&#34;&gt;2014 DIY PIP-Watch&lt;/a&gt; (never to be finished)&lt;/li&gt;&#xA;&lt;li&gt;&lt;a href=&#34;http://www.jsykora.info/?page_id=240&#34; title=&#34;Talking Clock&#34;&gt;2010 DIY Talking Clock&lt;/a&gt; (finished)&lt;/li&gt;&#xA;&lt;li&gt;&lt;a href=&#34;http://www.jsykora.info/?page_id=46&#34; title=&#34;SMECY&#34;&gt;2013 SMECY&lt;/a&gt; (&lt;em&gt;February 2011 – January 2013&lt;/em&gt;)&lt;/li&gt;&#xA;&lt;li&gt;&lt;a href=&#34;http://www.jsykora.info/?page_id=62&#34; title=&#34;ADVANCE&#34;&gt;2012 ADVANCE&lt;/a&gt; (&lt;em&gt;March 2012 – August 2012&lt;/em&gt;)&lt;/li&gt;&#xA;&lt;li&gt;&lt;a href=&#34;http://www.jsykora.info/?page_id=28&#34; title=&#34;Apple-CORE&#34;&gt;2011 Apple-CORE&lt;/a&gt; (&lt;em&gt;August 2009 – January 2011&lt;/em&gt;)&lt;/li&gt;&#xA;&lt;/ul&gt;</description>
    </item>
    <item>
      <title>Smart Multicore Embedded SYstems (SMECY)</title>
      <link>http://localhost:1313/pages/2013/2013-05-07-smecy/</link>
      <pubDate>Tue, 07 May 2013 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/pages/2013/2013-05-07-smecy/</guid>
      <description>&lt;p&gt;&lt;a href=&#34;http://www.smecy.eu/&#34;&gt;http://www.smecy.eu/&lt;/a&gt; , Funded by EU Artemis JU 100230. My involvement: &lt;em&gt;February 2011 - January 2013&lt;/em&gt;.&lt;/p&gt;&#xA;&lt;p&gt;Project SMECY was the second research project I worked on, right after the &lt;a href=&#34;http://www.jsykora.info/?page_id=28&#34; title=&#34;Apple-CORE&#34;&gt;Apple-CORE&lt;/a&gt; has ended. SMECY focused on developing tools for programming large multicore systems.&lt;/p&gt;&#xA;&lt;p&gt;In SMECY our task in UTIA was to augment existing FPGA-based accelerator platform and make it available to project partners so that they will create &lt;em&gt;parallelizing&lt;/em&gt; compilers from higher languages. We closely cooperated with our industrial partner &lt;a href=&#34;http://www.cip.cz/&#34;&gt;CIP plus&lt;/a&gt; to develop a demo application: an FPGA-based board with a camera module and with an embedded system for live video motion detection.&lt;/p&gt;</description>
    </item>
    <item>
      <title>About the Author</title>
      <link>http://localhost:1313/pages/2013/2013-05-06-welcome/</link>
      <pubDate>Mon, 06 May 2013 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/pages/2013/2013-05-06-welcome/</guid>
      <description>&lt;p&gt;You may contact me at:&lt;/p&gt;&#xA;&lt;p&gt;&lt;a href=&#34;http://www.jsykora.info/wp-content/uploads/2013/05/jara-email.png&#34;&gt;&lt;img src=&#34;images/jara-email.png&#34; alt=&#34;jara-email&#34;&gt;&lt;/a&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Publications</title>
      <link>http://localhost:1313/pages/2013/2013-05-06-publications/</link>
      <pubDate>Mon, 06 May 2013 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/pages/2013/2013-05-06-publications/</guid>
      <description>&lt;h2 id=&#34;phd-thesis&#34;&gt;Ph.D. Thesis&lt;/h2&gt;&#xA;&lt;p&gt;See &lt;a href=&#34;https://www.jsykora.info/thesis/&#34;&gt;here&lt;/a&gt;.&lt;/p&gt;&#xA;&lt;h2 id=&#34;books&#34;&gt;Books&lt;/h2&gt;&#xA;&lt;p&gt;&lt;a href=&#34;http://www.springer.com/engineering/circuits+%26+systems/book/978-1-4614-2409-3&#34;&gt;&lt;strong&gt;UTLEON3: Exploring Fine-Grain Multi-Threading in FPGAs&lt;/strong&gt;&lt;/a&gt;. Martin Daněk, Leoš Kafka, Lukáš Kohout, Jaroslav Sýkora, Roman Bartosinski. Monography, 237 pages. ISBN 978-1461424093. Springer, (New York 2012) Circuits &amp;amp; Systems, 2012.&lt;/p&gt;&#xA;&lt;h2 id=&#34;journal-papers&#34;&gt;Journal Papers&lt;/h2&gt;&#xA;&lt;p&gt;&lt;strong&gt;Hardware Support for Fine-Grain Multi-Threading in LEON3&lt;/strong&gt;. &lt;em&gt;Martin Daněk, Leoš Kafka, Lukáš Kohout, Jaroslav Sýkora&lt;/em&gt;. In Carpathian Journal of Electronic and Computer Engineering, Volume 4, Number 1 – 2011. ISSN 1844-9689.&lt;/p&gt;&#xA;&lt;h2 id=&#34;conference-papers&#34;&gt;Conference Papers&lt;/h2&gt;&#xA;&lt;h3 id=&#34;2013&#34;&gt;2013&lt;/h3&gt;&#xA;&lt;p&gt;&lt;a href=&#34;http://localhost:1313/p/ddecs2013-ftl.pdf&#34;&gt;&lt;strong&gt;Composing Data-driven Circuits Using Handshake in the Clock-Synchronous Domain&lt;/strong&gt;.&lt;/a&gt;, [&lt;a href=&#34;http://localhost:1313/p/ftl-poster2-v5.2.pdf&#34;&gt;Poster&lt;/a&gt;] &lt;em&gt;Jaroslav Sýkora&lt;/em&gt;. In Proceedings of the 2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), 2013. IEEE CS, 2013, s. 211-214, ISBN 978-1-4673-6133-0&lt;/p&gt;</description>
    </item>
  </channel>
</rss>
