<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>Ethernet on Wired &amp;&amp; Coded;</title>
    <link>http://localhost:1313/categories/ethernet/</link>
    <description>Recent content in Ethernet on Wired &amp;&amp; Coded;</description>
    <generator>Hugo</generator>
    <language>en</language>
    <lastBuildDate>Sat, 23 Jan 2016 00:00:00 +0000</lastBuildDate>
    <atom:link href="http://localhost:1313/categories/ethernet/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>Connecting MCU and FPGA at 100Mbit/s Using Ethernet RMII [Part 2]</title>
      <link>http://localhost:1313/posts/2016/2016-01-23-connecting-mcu-and-fpga-at-100mbits-using-ethernet-rmii-part-2/</link>
      <pubDate>Sat, 23 Jan 2016 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2016/2016-01-23-connecting-mcu-and-fpga-at-100mbits-using-ethernet-rmii-part-2/</guid>
      <description>&lt;p&gt;&lt;em&gt;This is Part 2 of a two-part series on Ethernet RMII. In &lt;a href=&#34;http://localhost:1313/2016/01/connecting-mcu-and-fpga-at-100mbits-using-ethernet-rmii-part-1/&#34;&gt;Part 1&lt;/a&gt; I described my hardware setup and basic Ethernet operation. In the second and final part I will describe the design of specialized MAC cores I implemented on FPGA, and there will be measurements to see how much throughput and latency the system can achieve.&lt;/em&gt;&lt;/p&gt;</description>
    </item>
  </channel>
</rss>
